I might be misreading the paper, but it seems like that this is due to an unfaithful implementation of the hardware that allows for undervolting occur with the right mix of instructions, P-states, and software, rather than a fundamental design flaw? Basically the equivalent of shipping a chip with the operating voltage set too aggressively so that the right sequence of instructions trips it up.